Skip to content

The withdrawal gate was green because it was under-scoped - #2181

Merged
gHashTag merged 1 commit into
masterfrom
loop/t27-improve-2026-08-18
Aug 18, 2026
Merged

The withdrawal gate was green because it was under-scoped#2181
gHashTag merged 1 commit into
masterfrom
loop/t27-improve-2026-08-18

Conversation

@gHashTag

Copy link
Copy Markdown
Owner

tools/check_withdrawn_live.py shipped scanning .md/.tex/.rst only, and reported OK … 975 documents scanned. It was green because it could not see the files that mattered most:

  • specs/numeric/formats_catalog.t27:228 — the canonical CATALOG row for gf16, which feeds the published dataset, still carried FPGA 35/35 at 323 MHz Artix-7
  • docs/metrics/numeric_formats_83_metrics.csv:12 — same string
  • specs/igla/coder/benchmark.t27:670,677 — self-citation of the withdrawn figure in the competitor benchmark

A gate that is green because it is under-scoped is the same failure it was built to kill.

The list of withdrawn numbers was also too narrow: it held 323 MHz but not 330 MHz or 322 MHz, which are the same ring-oscillator net read on designs whose claimed sizes differ by 62×. docs/arxiv-submission/trinity-gf16.tex:317-318 still shipped both.

Two further live overclaims found once the scope widened:

  1. 97.67 % MNIST MLP, 0.00 % accuracy gap vs f32 (docs/NUMERIC_FORMATS_SSOT.md:226) — nothing in the tree produces this number. The only MNIST run present, conformance/gf_family_bench.json, has every format at accuracy 0.1187, loss 2.3631. Chance for 10 classes is 0.1000 and ln(10) = 2.3026, so the model is untrained; one format scores 0.098, below chance. Every format scoring identically to four decimals is itself the tell that the scenario measures nothing about the format.
  2. GF16 — VERIFIED + FROZEN SILICONSTATUS.md:33 defines SILICON as "Physical die received and bring-up reported in writing. Asserted only on direct device evidence", and STATUS.md:112 states "No SILICON claim anywhere in t27." No die has been received.

Refs #2179

What changed

  • scope .md .tex .rst+ .t27 .csv .json; 975 → 4435 documents scanned
  • withdrawn list + 330 MHz, 322 MHz, 97.67% MNIST, FROZEN SILICON
  • cleared every occurrence the widened gate found, including the whole Max Freq column in the .tex
  • conformance/gf_family_bench.json MNIST scenario marked INVALID in place, not deleted
  • four uses of "frozen silicon" meaning the frozen tape-out design are disambiguated, not deleted — they were ambiguous, not false
  • fpga/HARDWARE_SSOT.md:1192 marked UNVERIFIED, not asserted wrong: 322 MHz on a 70-LUT design shares its value with the withdrawn reading on a 40,350-LUT one, but its clocking has not been re-checked

Closes #2180

🤖 Generated with Claude Code

It scanned .md/.tex/.rst and reported OK on 975 documents, while three
machine-readable files still carried the withdrawn number -- including
specs/numeric/formats_catalog.t27:228, the canonical CATALOG row for gf16 that
feeds the published dataset. A gate that is green because it cannot see is the
same failure it was built to kill.

  scope     .md .tex .rst  ->  + .t27 .csv .json, minus conformance/vectors/
            975 documents  ->  4435
  list      323 MHz        ->  + 330 MHz, 322 MHz (the same chain[19] net, read
                              on designs whose sizes differ by 62x, which is why
                              they agree to 2.5%)

Cleared what the widened gate then found: the canonical catalog row, the metrics
CSV, two self-citations in the competitor benchmark, and the .tex resource table
-- where the whole Max Freq column is now gone rather than one row blanked.

Two further live overclaims, found only because the scope widened:

  97.67% MNIST MLP, 0.00% accuracy gap vs f32 -- nothing produces it. The only
  MNIST run in the tree has every format at accuracy 0.1187, loss 2.3631, against
  chance 0.1000 and ln(10)=2.3026. The model is untrained and one format scores
  0.098, below chance. Identical scores across formats mean the scenario does not
  measure the format; it is marked INVALID in place rather than deleted.

  GF16 -- VERIFIED + FROZEN SILICON. STATUS.md:33 reserves SILICON for a received
  die with written bring-up; STATUS.md:112 forbids the claim in t27 at all. No die
  exists. Four other uses of the phrase meant the frozen tape-out design and are
  disambiguated, not deleted -- they were ambiguous, not false.

fpga/HARDWARE_SSOT.md:1192 reports Fmax 322 MHz for a 70-LUT design, the same
value as the withdrawn reading on a 40,350-LUT one. That invariance is the tell,
but its clocking has not been re-checked, so it is marked UNVERIFIED rather than
asserted wrong.

Closes #2180
Refs #2179

Co-Authored-By: Claude Opus 5 <noreply@anthropic.com>
@gHashTag
gHashTag force-pushed the loop/t27-improve-2026-08-18 branch from 5fc1360 to aee0303 Compare August 18, 2026 10:44
@github-actions

Copy link
Copy Markdown
Contributor

📓 NotebookLM Notebook linked to this PR

This notebook contains session context, decisions, and artifacts for this work.

@github-actions

Copy link
Copy Markdown
Contributor

PR Dashboard

Generated at: 2026-08-18 10:44:44 UTC

Summary

Status Count
Total Open PRs 29
PRs with Failing Checks 12
PRs with All Checks Green 17
READY 9
FAILING 12
PENDING 0

Seal Status

  • ⚠️ STALE -- sha256(compiler.rs)=cd2822f290eb != manifest seal=87e5cbd3ad94.
    The committed NMSE numbers were certified against an older compiler.rs.
    Run scripts/reseal-check.sh locally for the two-step reseal command (advisory; not a merge gate).

@gHashTag
gHashTag merged commit 59ae2ae into master Aug 18, 2026
21 checks passed
@gHashTag
gHashTag deleted the loop/t27-improve-2026-08-18 branch August 18, 2026 10:46
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

The withdrawal gate was green because it was under-scoped

1 participant