Skip to content
View warricklo's full-sized avatar

Highlights

  • Pro

Organizations

@ubc-asic

Block or report warricklo

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Content in all repositories owned by your account will be closed.
Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. sky130-opamp sky130-opamp Public

    Mirror of https://git.warricklo.net/opamp. Two-stage operational amplifier design with the Skywater 130 nm PDK.

    Tcl

  2. ubc-asic/montreal ubc-asic/montreal Public

    RV32E core for TinyTapeout, codename "Montréal".

    SystemVerilog 1 1

  3. risc-processor risc-processor Public

    Five-cycle Turing-complete RISC processor for the DE1-SoC. Mirror of https://git.warricklo.net/risc-processor and https://github.com/kryptoish/Simple-RISC-Processor.

    SystemVerilog

  4. kryptoish/Simple-RISC-Processor kryptoish/Simple-RISC-Processor Public

    This is the source code for our Turing-complete RISC Processor | Ranked 3rd place out of 300 students | 2024W

    SystemVerilog 2

  5. config config Public

    Unix configuration files.

    Shell

  6. dwm dwm Public

    Mirror of https://git.warricklo.net/dwm. A fork of the dynamic window manager.

    C