Add configurable notched polygon thermal pads for SOIC and DFN footprints - #811
Open
techmannih wants to merge 3 commits into
Open
Add configurable notched polygon thermal pads for SOIC and DFN footprints#811techmannih wants to merge 3 commits into
techmannih wants to merge 3 commits into
Conversation
|
You have reached your Codex usage limits for code reviews. You can see your limits in the Codex usage dashboard. |
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
3 participants
Add this suggestion to a batch that can be applied as a single commit.This suggestion is invalid because no changes were made to the code.Suggestions cannot be applied while the pull request is closed.Suggestions cannot be applied while viewing a subset of changes.Only one suggestion per line can be applied in a batch.Add this suggestion to a batch that can be applied as a single commit.Applying suggestions on deleted lines is not supported.You must change the existing code in this line in order to create a valid suggestion.Outdated suggestions cannot be applied.This suggestion has been applied or marked resolved.Suggestions cannot be applied from pending reviews.Suggestions cannot be applied on multi-line comments.Suggestions cannot be applied while the pull request is queued to merge.Suggestion cannot be applied right now. Please check back later.
Summary
dim2dmodifiers:thermalpadnotchtopbottomthermalpadnotchleftrightC473374 benchmark
Footprinter string:
dfn12_thermalpad2.54mmx3.302mm_thermalpadnotchtopbottom2.032mmx0.635mm_p0.4mm_w4.8mm_pw0.2mm_pl0.85mm_pin1location(leftside,bottom)Copper IoU against the manual C473374 footprint: 99.874%