Generate the Vivado project by running:
vivado -mode batch -source arty.tcl -tclargs -force
Sandbox project for learning the Xilinx Vivado FPGA tooling using an Arty A7 35 Digilent eval board