fix(gen-verilog): signed-aware ordered comparison

8d9a05d

Select commit

Loading

Failed to load commit list.

Uh oh!

There was an error while loading. Please reload this page.

.github/workflows/auto-merge-ready-prs.yml on: push 1

NotebookLM Auto-Sync on: push 2

extract-issue

sync-activity

manual-sync

sync-notebook

NotebookLM Gate on: push 1

🔒 NotebookLM notebook required

GitGuardian

GitGuardian Security Checks

PHI Loop CI on: pull_request 1

phi-loop-check

Issue Gate on: pull_request_target

check-linked-issue

Check Now Freshness on: pull_request 1

check

NotebookLM Auto-Sync on: pull_request 4

extract-issue

sync-activity

manual-sync

sync-notebook

SEAL Coverage on: pull_request 1

coverage

Seal Staleness Warning on: pull_request 2

Warn if NMSE seal is stale vs compiler.rs

Validate JSON Schemas on: pull_request 1

validate

secret-scan on: pull_request 1

scan

NotebookLM Gate on: pull_request 1

🔒 NotebookLM notebook required

PR Dashboard on: pull_request 1

pr-dashboard

L1 TRACEABILITY Check on: pull_request 2

Check L1 TRACEABILITY

L1 Traceability Summary

NOW Sync Gate on: pull_request 1

check-now-freshness

FPGA E2E Build on: pull_request 17

fpga-smoke

fpga-lint

fpga-synthesis

fpga-synthesis-arty

fpga-formal

fpga-conformance

fpga-bitstream

fpga-report

NotebookLM Auto-Sync on: pull_request 4

extract-issue

sync-activity

manual-sync

sync-notebook

fix(gen-verilog): signed-aware ordered comparison

Uh oh!

Select a check to view from the sidebar