3rd Year undergrad in
Electronics and Communication Engineering at
MSRIT Bangalore.
- LKO/BLR
Highlights
- Pro
Popular repositories Loading
-
RISCV-EDGE-AI-CNN
RISCV-EDGE-AI-CNN Public5-stage RISC-V RV32I processor + INT8 CNN hardware accelerator SoC for edge AI - synthesized on Xilinx Artix-7 at 100 MHz RTL in Verilog 2001
Verilog 3
-
FPGA-Adaptive-Irrigation-Controller
FPGA-Adaptive-Irrigation-Controller PublicFPGA-Based Smart Agriculture Control System with Sensor Intelligence, Fault Detection, and Raspberry Pi Dashboard Integration
SystemVerilog
-
cohesion-engine
cohesion-engine PublicMESI directory-based cache coherence bridge at the UCIe FDI boundary — SystemVerilog RTL, CDC, synthesis
Verilog
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.