Skip to content
View arxnav18's full-sized avatar
  • LKO/BLR

Highlights

  • Pro

Block or report arxnav18

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. RISCV-EDGE-AI-CNN RISCV-EDGE-AI-CNN Public

    5-stage RISC-V RV32I processor + INT8 CNN hardware accelerator SoC for edge AI - synthesized on Xilinx Artix-7 at 100 MHz RTL in Verilog 2001

    Verilog 3

  2. FPGA-Adaptive-Irrigation-Controller FPGA-Adaptive-Irrigation-Controller Public

    FPGA-Based Smart Agriculture Control System with Sensor Intelligence, Fault Detection, and Raspberry Pi Dashboard Integration

    SystemVerilog

  3. cohesion-engine cohesion-engine Public

    MESI directory-based cache coherence bridge at the UCIe FDI boundary — SystemVerilog RTL, CDC, synthesis

    Verilog